UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20200727

2020/07/27 (Monday)

Previous Day

  • Lab in-person: Matt
  • Virtual partner: Pramod
0835 Matt Fritts body temperature = 98.0 F
Setup Run 73. DIB 1/3/4 → Stripline 43/48/41 → Cable 3/1/2 → nothing/nothing/accessory_interposer → HV_Conn 1/3/2 → HV 1/2 → DCRCX(4)/DCRC55(1)-master; DCRC33(2) → HV control. DCRCs on overnight. Lead/poly shield erected (4 lead walls, 2 poly walls).
0815 MB = 27.8%
0910 Matt enters lab
0915 Tower/MC/Coldplate = 52.0/29.9/188 mK, Still = 1.45 K / 0.18 mbar / 5 mW, G1/G2= 333/306 mbar, 1K Pot = 1.65 K / 28±2 mbar.
0929 Begin LHe transfer @ MB = 25.9%
0940 Fill LN2 cold trap bath
We don't have the pi filters on the e-box connectors. I noticed they were off after the end of Run72. I don't know when they were taken off. The run diary says that they were present up to and including Run71. I don't know whether that is actually accurate - it's possible someone just copy&pasted previous info. But let's try putting them back on, see if that improves our pulses.
I see that in Run67, with only charge channels, we removed the pi filters at one point. But surely they were replaced for Run68.
I guess probably I took them off when I was trying to fix the stripline elbow leak and I disassembled the E-box several times. I guess I simply forgot.
0945 Stop DAQ programs. Turn off DCRCs 4&1.
0950 Put pi-filters back on at the e-box end of the cables.
Setup Run 73. DIB 1/3/4 → Stripline 43/48/41 → pi-filters 1/2/3 → Cable 3/1/2 → nothing/nothing/accessory_interposer → HV_Conn 1/3/2 → HV 1/2 → DCRCX(4)/DCRC55(1)-master; DCRC33(2) → HV control. DCRCs on overnight. Lead/poly shield erected (4 lead walls, 2 poly walls).
0955 Repower the DCRCs. Restart the three DAQ programs. Zap SQUIDs on DCRCs 1&4.
1004 Finish LHe transfer @ MB = 90.6%
1020 Phonon channels look a lot better after putting the pi filters on!
1025 Start a 60 min series at HV = 0,
CDMS detector: Driver Gains = 1x, DCRC4/1 QET biases = (0,360,430,0)/(0,360,420,440) uA, Front-End Gains = (3/3/3)/(5/5/5)
1000 BOR randoms, trigger on DCRC1pD threshold = 8
Use sequence SimpleDataLoopNoFlash.msl
1025 Tower = 59.0 mK. It's up a bit, affected by the transfer and the DCRC powercycling and the ZAP
1040 Retape plastic over end of E-box for the N2 purge
1040 MB = 90.3%
1045 Matt leaves lab
1615 Finish new IbIs on all channels (now with pi filters). Choose new QET bias settings: (0,320,390,0)/(0,360,420,440)
Let's take more data at these new settings.
1629 Start a 60 min series at HV = 0,
CDMS detector: Driver Gains = 1x, DCRC4/1 QET biases = (0,320,390,0)/(0,360,420,440) uA, Front-End Gains = (3/3/3)/(5/5/5)
1000 BOR randoms, trigger on DCRC1pD threshold = 8
Use sequence SimpleDataLoopNoFlash.msl
THIS DATA DIDN'T WRITE, something went wrong…
1630 Tower = 53.8 mK
1915 This data did not show up in /data/chocula/k100/midasraw - why?
Midas messenger says the sequence started and stopped but didn't say anything about data
1922 Start a 60 min series at HV = 0,
CDMS detector: Driver Gains = 1x, DCRC4/1 QET biases = (0,320,390,0)/(0,360,420,440) uA, Front-End Gains = (3/3/3)/(5/5/5)
1000 BOR randoms, trigger on DCRC1pD threshold = 8
Use sequence SimpleDataLoopNoFlash.msl
double-check: Write Data is on in Logger
1925 Tower = 53.0 mK
this data is showing up on disk. Dunno what happened last time
2125 Let's try a bake, or strong flash, whatever you want to call it.
2127 Turn on LEDs with DCRC1 at standard flash settings. Leave them on for 3 minutes then turn them off - Tower temperature hit 1.1 K. Don't want it to go above 1.2 K because it may be hard to cool back down past the Al Tc.
2135 Try increasing LEDRepRate(us) 5000→10000. Turn on LEDs again. After 3 minutes Tower seems close to plateauing at 845 mK
2145 Matt Fritts body temperature = 98.1 F
2235 Turn off LEDs. A 1 hour bake with settings Width/Rate/Current = 100us/10000us/0.6mA.
Took about 3 hours for Tower to cool to within 1 mK of base

Next Day