UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20170223

2017/02/23 (τħųř§δæ)

Previous Day

Setup: DIB1/3/4 → 3.2 MHz filters 3/1/2 → cable 3/1/2 →gender changer 3/1/2 → HVConn 1/3/2 → HV 1/2 → DCRC55(1)/DCRC33(2)
0910 Tower/MC/Coldplate = 33.9/30.8/197 mK, Still = 1.29 K / 0.110 mbar, G1/G2 = 232/218 mbar, 1K Pot = 1.698 K / 30 mbar, Main bath = 32.9%. Boil off rate: close to slow mode.
0915 Fill LN2 cold trap bath
1140 Try flashing all DCRC 1/2 LEDs for 30 seconds using flashandflash tool, tower temp spikes to 335 mK then cools. They seem to be working fine.
1144 Commence 2 hour bake using all DCRC 1/2 LEDs with flashandflash tool.
1149 Tower temp looks stable at 475 mK
1350 Commence LHe transfer MB=23.7%
1420 End LHe transfer MB=90.9%.
1424 Tower temp has returned to 35 mK after bake.
1427 Take mini-IbIs to determine good QET settings for data.
1528 Unable to see pulses on DCRC2 PB, the “crossover” channel. It is quite noisy to boot.
1541 Choose the following QET biases. They all seem low in the transition but stable.
DIB channel Detector channel DCRC channel FE Gain QET bias
DIB1 PA S1 PE HV1 PA 20 127
DIB1 PB S1 PB HV1 PB 20 140
DIB1 PC S1 PD HV1 PC 5 130
DIB3 PC S1 PA HV2 PB 6 -160 (no pulses seen)
DIB4 PC S1 PC HV2 PC 6 -150
DIB4 PD S1 PF HV2 PD 6 -150
1635 Start one-hour data series of 1-sided 0V data with Frontend Gain = (above), OG = 8/4, with 1000 beginning and ending randoms, with no flashing, and a 25ADC bin threshold trigger on DCRC1 pA
1738 Data taking has ended. Commence 12 hour bake.
1740 Fill LN2 cold trap full.

Next Day