UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20170207

2017/02/07 (Tuesday)

Previous Day

Setup: DIB1/3/4 → 3.2 MHz filters → cables → DCRC55(1)/DCRC33(2)/DCRCX(4)
0857 Tower/MC/Coldplate = 36.3/30.9/196 mK, Still = 1.3 K / 0.110 mbar, G1/G2 = 174/178 mbar, 1K Pot = 1.697 K / 30 mbar, Main bath = 31.5%. Boil off rate:
Fill LN2 cold trap bath.
1208 Investigating spontaneous DCRC railing issues. Setup: Ethernet cables 1/2/3→DCRC55(1)/DCRCX(4)/DCRC50(3)→nothing/nothing/nothing Timing link connected with DCRC55(1)/DCRCX(4)/DCRC50(3) = master/slave/slave
1213 Start up MIDAS programs and SQUID tuning gui. DCRC1 phonons are ADC railed, DCRC3 phonons show noise/ADC sat, and DCRC4 phonons are ADC railed.
1220 Can see DCRC1 test signal on FB line. DCRC4 still seems ADC railed. DCRC4 signal does not respond to changing signal source/amplification/offset settings. Could be that it was railed and stuck in it's bad state from the beginning.
1225 DCRCs 1/3 still active, DCRC4 railed. All boards respond to telnet commands. Power down and swap ethernet cables.
1228 Setup: Ethernet cables 3/1/2→DCRC55(1)/DCRCX(4)/DCRC50(3)→nothing/nothing/nothing Timing link connected with DCRC55(1)/DCRCX(4)/DCRC50(3) = master/slave/slave
1229 All boards showed noise ~1 min after power up. Then DCRC4 railed at -0.0124V spontaneously. DCRC4 still responds to telnet, but trace output seems stuck.
1414 Commence LHe transfer. MB=22.2%
1455 Finish LHe transfer @ 95.0%
1505 Tower = 34.7 mK (with no DIBs plugged into DCRCs)
1734 Fill LN2 cold trap full.

Next Day