Previous Day
| | Setup: DIB1/3/4 → 3.2 MHz filters → cables1/2/3 → DCRC55(1)/33(2)/50(3) |
| 0750 | Main bath = 28.3% |
| IbIs stability | |
| DCRC1 pA | DCRC1 pB | DCRC1 pC | DCRC1 pD |
 |  |  |  |
| | DCRC2 pB | DCRC2 pC | |
| |  |  | |
| | DCRC3 pB | DCRC3 pC | DCRC3 pD |
| |  |  |  |
The plots above compare the IbIs curves taken on Nov29-30 with older mini-IbIs points. As stated before there are some days in which the values line up exactly but on other, outlier days, the curve seems to be shifted in such a way that the parasitic power seems to be smaller (the TES runs at a higher bias power).
The default, higher-parasitic-power state seems to be more stable; the lower-parasitic-power states are perhaps metastable states that arise after bringing the TES from superconducting back into transition.
| Mini-IbIs comparison table |
| channel | QET bias | Vbias-V300 | driver gain |
| DCRC1 pA | 182 | 0.283 | x2 |
| DCRC1 pB | 185 | 0.1095 | x2 |
| DCRC1 pC | 185 | 0.5765 | x2 |
| DCRC1 pD | 190 | -0.0776 | x2 |
| | | | |
| DCRC2 pB | -174 | -0.8042 | x1 |
| DCRC2 pC | -173 | 0.1193 | x1 |
| | | | |
| DCRC3 pB | 207 | 0.005 | x2 |
| DCRC3 pC | 165 | 0.0735 | x2 |
| DCRC3 pD | 202 | -0.162 | x2 |
The table above shows the offset between the baseline (in V) at the operating point of the QET bias versus at QET bias of 300 uA, for the IbIs curves measure on Nov 29-30. We should be able to make the same measurements before and after data taking to verify whether the TES is in the default state or whether the IbIs curve seems to have shifted. (Note that because their IbIs curves are messy, the values for DCRC1 pB and DCRC2 pB are probably not reliable.)
| 1115 | Took supermini IbIs values |
| channel | QET bias | Vbias-V300 | driver gain | New value |
| DCRC1 pA | 182 | 0.283 | x2 | 0.2765 |
| DCRC1 pB | 185 | 0.1095 | x2 | -0.7416 |
| DCRC1 pC | 185 | 0.5765 | x2 | 0.618 |
| DCRC1 pD | 190 | -0.0776 | x2 | -0.0705 |
| | | | | |
| DCRC2 pB | -174 | -0.8042 | x1 | 0.468 |
| DCRC2 pC | -173 | 0.1193 | x1 | 0.1426 |
| | | | | |
| DCRC3 pB | 207 | 0.005 | x2 | 0.0084 |
| DCRC3 pC | 165 | 0.0735 | x2 | 0.075 |
| DCRC3 pD | 202 | -0.162 | x2 | -0.1595 |
as seen above the Vbias-V300 values taken this morning are way off for the two messy channels, DCRC1pB and DCRC2pB, but close for the others. The furthest outliers are DCRC1pC and DCRC2pC about about 40 and 20 mV high, respectively. The others all agree to less than 10 mV.
| 1137 | Commence LHe transfer (20.8%) |
| 1227 | Cease LHe transfer (88.9%) |
| 1345 | Redo supermini IbIs |
| channel | QET bias | Vbias-V300 | driver gain | New value |
| DCRC1 pA | 182 | 0.283 | x2 | 0.2735 |
| DCRC1 pB | 185 | 0.1095 | x2 | 0.0945 |
| DCRC1 pC | 185 | 0.5765 | x2 | 0.6085 |
| DCRC1 pD | 190 | -0.0776 | x2 | -0.0765 |
| | | | | |
| DCRC2 pB | -174 | -0.8042 | x1 | -0.66 |
| DCRC2 pC | -173 | 0.1193 | x1 | 0.135 |
| | | | | |
| DCRC3 pB | 207 | 0.005 | x2 | -0.0055 |
| DCRC3 pC | 165 | 0.0735 | x2 | 0.075 |
| DCRC3 pD | 202 | -0.162 | x2 | -0.165 |
| 1350 | Release main bath pressure. |
| 1355 | Reset all driver gains to x8/x3/x8 and set driver offsets for pulse data |
| 1359 | Start series of 0V data with Frontend Gain = 5/2/5, OG = 8/3/8, with 1000 beginning randoms, with no flashing in between series, and a 45ADC bin threshold trigger on DCRC3 pD. Leave it going for about 70 minutes. |
| 1411 | Tower/MC/Coldplate = 32.5/35.3/227 mK, Still = 1.24 K / 110 μbar, G1/G2 = 188/178 mbar, 1K Pot = 1.67 K / 32 mbar. MB = 88.4%. Boil off rate: slow-mode. |
| 1600 | Finish another supermini IbIs |
| channel | QET bias | Vbias-V300 | driver gain | New value |
| DCRC1 pA | 182 | 0.283 | x2 | 0.2615 |
| DCRC1 pB | 185 | 0.1095 | x2 | 0.083 |
| DCRC1 pC | 185 | 0.5765 | x2 | 0.594 |
| DCRC1 pD | 190 | -0.0776 | x2 | -0.089 |
| | | | | |
| DCRC2 pB | -174 | -0.8042 | x1 | 0.436 |
| DCRC2 pC | -173 | 0.1193 | x1 | 0.1105 |
| | | | | |
| DCRC3 pB | 207 | 0.005 | x2 | -0.0175 |
| DCRC3 pC | 165 | 0.0735 | x2 | 0.0645 |
| DCRC3 pD | 202 | -0.162 | x2 | -0.181 |
| 1605 | Restore all channels to standard driver gains and adjust driver offsets |
| 1611 | Start a sequence of 12 1-hour series of 0V data with Frontend Gain = 5/2/5, OG = 8/3/8, with 1000 beginning randoms, with no flashing in between series, and a 45ADC bin threshold trigger on DCRC3 pD. |
| 1620 | A data run is in progress, I can see the events in the pulse viewer, but confusingly there is not data written to /data/chocula yet. Log data is set to “y”. I'll stop the sequence then try a test run by just hitting the start button. |
| 1622 | Start test series of 0V data with Frontend Gain = 5/2/5, OG = 8/3/8, with 1000 beginning randoms, with no flashing in between series, and a 45ADC bin threshold trigger on DCRC3 pD. Leave it going for about 6 minutes. |
| 1630 | This data is writing to disk and looks OK. Not sure what was wrong with the sequencer. Stop this series then try the sequence again. |
| 1632 | Start a sequence of 12 1-hour series of 0V data with Frontend Gain = 5/2/5, OG = 8/3/8, with 1000 beginning randoms, with no flashing in between series, and a 45ADC bin threshold trigger on DCRC3 pD.
NOTE: 18 minutes into the second series (1201_1732) DCRC1 pB railed. |
| 1635 | OK, this time it's writing to /data/chocula just fine. |
| 1715 | Fill LN2 coldtrap full. |
| 1939 | Wall recovery valve was closed. Open it. |
Next Day