UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20160209

2016/02/09 (Tuesday)

Previous Day

Setup: iZIP mode, DIB1/2/3 → cables → 3.2 MHz filters → DCRC55/33/50
Taking Cf data overnight. Will continue until ~1030
0905 1K Pot pressure has fallen to 3.2 mbar. Tweak needle valve open additional 5 degrees.
0910 Tower/MC(H35)/MC sensor/Cold Plate = 31.6/27.6/41/165 mK, Still = 1.37 K / 0.120 mbar, G1/G2 = 150/135 mbar, 1K Pot = 1.73 K / 20 mbar, Main bath = 70.7%
Above numbers taken while still coming down from flash
0920 Fill LN2 cold trap Dewar.
1200 After dealing with computer issues, check all phonon pulses. Several of them (three on DIB1, one each on DIBs 2&3) were railed. Changing Driver Offset brings them back. Prepare for more noise tests today.
1205 Start test series with standard setup at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stopping after randoms finish.
1240 Attach shielded pi-filter board to DCRC55. Switch all filter switches to OFF position.
1307 Check phonon pulses. All DIB1 channels railed, 1 DIB2, and 2 DIB3. Adjust driver offsets.
1310 Start test series with shielded pi-filter board with switches in OFF position at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stopping after randoms finish.
1320 Unpower DCRC55, disconnect pi-filter board, and switch on filters for all pA related lines (QET A Return lines, QET A bias, SQUID Return, SQUID bias, Feedback Coil, Feedback Return): switches 1, 13, 14, 32, 17, 3, 20, 4, 21, 37.
1345 Reattach shielded pi-filter board and power DCRC55. Zap SQUIDs.
1354 Check phonon pulses. Only one channel on DIB2 railed. Adjust driver offset.
1355 Start test series with shielded pi-filter board with pA related switches in ON position, all others in OFF position at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stopping after randoms finish.
1505 Disconnect pi-filter board. Reattach pi-filter connector and repower DCRC55. Zap SQUIDs.
1513 Check phonon pulses. One channel railed on DIB1, adjust Driver Offset.
1516 Start 15min test background series with standard setup at -4/+4 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window.
1535 Stop run. Disable high-threshold on DIB1 Qi&Qo.
1537 Start 15min test background series with standard setup at -4/+4 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins, with 150 us pileup cut window.
1554 Stop run.
1800 Processing's all messed up, so just activate overnight. Place Cf source inside fridge shield near detector. Also flash detector since we never flashed after having it biased.
Fill LN2 cold trap full.

Next Day