UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20160216

2016/02/16 (Tuesday)

Previous Day

Setup: iZIP mode, DIB1/2/3 → cables → 3.2 MHz filters → DCRC55/33/50
Taking Y-Be data overnight, last flash ~ 7:10.
0855 Remove Y source from fridge.
0900 Tower/MC(H35)/MC sensor/Cold Plate = 31.5/27.9/42/165 mK, Still = 1.26 K / 0.085 mbar, G1/G2 = 120/120 mbar, 1K Pot = 1.52 K / 2.4 mbar, Main bath = 36.5%
0905 Fill LN2 cold trap Dewar.
0910 Instead of opening 1K Pot needle valve, applied 1 mW still heat. Still pressure increases to 0.100 mbar. Tower temperature has settled at 31.2 mK.
note Today the DAQ processes were moved to a different machine: previously jiajin, now cdms2. jiajin was running close to its capacity in terms of processor; cdms2 is a larger multi-core machine. It was hoped that this might increase the event read rate.
Read rate comparison
Count Rate
jiajin 1317 22 Hz
cdms2 1770 30 Hz

These were calculated by counting the number events in a single randomly chosen dump, representing 1 minute of data. For jiajin I chose a dump from the night of Feb 15; for cdms2 I chose a dump from the night of Feb 16.

1245 After some MIDAS tests, retake control and check pulses. DIB1 pA, DIB2 pA, and DIB3 pD all railed. Adjust Driver Offsets.
1309 Start test background series with standard setup at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1325 Unpower DCRC50, detach PiFilter connector, and attach Pi Filter switch board. Switch on filters for all phonon channels, so that the only channels not filtered are pins: 42, 26, 11, 27, 12, 30, 15, 31, 16, 50, 45, 46, 49. Repower DCRC50 and zap SQUIDs.
1459 Start test background series with shielded pi-filter board attached to DIB3 with all phonon lines filtered at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1510 Power off DCRC50 and switch on only Charge-related pi-filter switches, and leave all other lines unfiltered. Filtered lines are: 11, 27, 12, 30, 15, 31, 16, 50. Repower DCRC50 and zap SQUIDs.
1600 All phonon channels look good after adjusting Driver Offsets.
1602 Start test background series with shielded pi-filter board attached to DIB3 with all charge lines filtered at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1610 Power off DCRC50 and detach pi-filter switchboard, attach DSUB pi-filter connector and repower DCRC50.
1615 Commence LHe transfer (26.1%).
1700 Cease LHe transfer (87.2%). Zap SQUIDs.
1715 Release Pressure from Main Bath. Fill LN2 cold trap full.
1720 Check phonon traces. DIB3 pA railed. Adjust Driver Offset. All channels showing pulses.
1735 Start 14 hours of 30min Y-Be series at -4/+4 V with FG=5/2/5, OG=3, with 1000 initial randoms, 1000 ending randoms, with 30s flash and 25 minute cooldown in between series. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window.
Place strong 88-Y source inside Be disc source holder.

Next Day