UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20160212

2016/02/12 (Friday)

Previous Day

Setup: iZIP mode, DIB1/2/3 → cables → 3.2 MHz filters → DCRC55/33/50
Taking Y-Be data overnight, last flash ~ 07:15
0840 Remove strong Y source from fridge
0845 Tower/MC(H35)/MC sensor/Cold Plate = 31.3/27.4/42/166 mK, Still = 1.30 K / 0.095 mbar, G1/G2 = 135/115 mbar, 1K Pot = 1.58 K / 4.5 mbar, Main bath = 39.5%
0850 Tweak 1K Pot needle valve open additional 5 degrees.
0855 Fill LN2 cold trap Dewar.
1140 Check pulses. DIB2 pD railed. Adjust driver offset.
1153 Start test background series with standard setup at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1200 Power off DCRC55 and detach DSUB pi-filter. Attach pi-filter switchboard with all filters switched on. Power on DCRC55 and zap SQUIDs.
1235 Check phonon traces. All channels good – none railed (surprising…).
1238 Start test background series with shielded pi-filter switchboard with all switches turned on at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1245 Power off DCRC55 and switch off all pi-filter switches, so no lines are filtered. Repower DCRC55 and zap SQUIDs.
1305 Check phonon pulses. DIB1 pC and DIB2 pD railed, adjust Driver Offsets.
1309 Start test background series with shielded pi-filter switchboard with all switches turned off at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1315 Power off DCRC55 and switch on all Charge-related pi-filter switches, and leave all other lines unfiltered. Filtered lines are: 11, 27, 12, 30, 15, 31, 16, 50. Repower DCRC55 and zap SQUIDs.
1610 Check phonon channels. Only DIB2 pD is railed. Adjust Driver Offset. All good.
1615 Start test background series with shielded pi-filter switchboard with Charge-related lines filtered at 0/0 V with FG=5/2/5, OG=3, with 1000 initial randoms, 0 ending randoms, no flash. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window. Stop after initial randoms are done.
1615 Commence LHe transfer (28.1%).
1630 Unpower DCRC55, detach pi-filter switchboard. Attach pi-filter DSUB connector. Repower DCRC55, and zap SQUIDs.
1645 P2: 5mbar. Open needle valve even more.
1710 Fill LN2 cold trap full.
1715 Cease LHe transfer (89.9%).
1735 Check phonon channels. Only DIB1 pC is railed. Adjust Driver Offset. All good.
1740 P2 has settled down to 15mbar.
1742 Start 42 hours of 30min Y-Be series at -4/+4 V with FG=5/2/5, OG=3, with 1000 initial randoms, 1000 ending randoms, with 30s flash and 25 minute cooldown in between series. Trigger on DIB1 phA with threshold of 20ADC bins and DIB1 qInner&qOuter each with threshold 210 ADC bins, with 150 us pileup cut window.
1743 Release pressure in Main Bath.
1745 Place Strong 88-Y source inside Be disc sourceholder.

Next Day