UMN CDMS Wiki archive

start › cdms › k100 › run_diary › 20150831

2015/08/31 (Monday)

	Current setup: DIB1/2/3 → cables → 3.2 MHz filters → DCRC55/33/50. Overnight, Cf source in shield activating detector, detector baking
1059	Fill LN2 cold trap full. Place Cf-252 source back in safe.
1105	Tower/MC(H35)/MC sensor/Cold Plate = 261/102/137/182 mK, Still = 1.36 K / 0.11 mbar, G1/G2 = 165 mbar, 1K Pot = 1.72 K / 24 mbar, Main bath = 57.9%.
note	italicized thermometer readings (from Fridge Out 1 cable) still seem anomalously high
1110	Turn off LED flashing in sequence: DIB2/DCRC33, cools to 232 mK after ~2 minutes; DIB1/DCRC55, cools to 211 mK after ~4 minutes; DIB3/DCRC50, cools to 32 mK after 35 minutes
1230	All Front-end Gains at 1 and Output Gains at setting=3. (Driver Offsets as on Friday.) Find optimal phonon thresholds (minimum so that no noise-like pulses trigger, to the nearest 5):

Phonon Thresholds (ADC)
DIB 1 (DCRC55)		DIB 2 (DCRC33)		DIB 3 (DCRC50)
pA	25	pA	25	pA	35
pB	25	pB	60	pB	35
pC	30	pC	25	pC	60
pD	25	pD	30	pD	35

1240	Trouble with DIB2pB, requires many relocks. Reset DIB2pB driver offset to 0.034 V.
1250	DIB3pC looks very fuzzy (note high threshold above)
1420	Troubles with DIB3pC. It either rails or pulses go upside-down: relock fixes it but problem returns. Played with adjusting settings, found ranges at which pulses still present: Lock Point from 0-5 (default 3.02), SQUID bias from 36 to 86 (default 66), QET bias from -90 to -170 (default -108). No help.
1440	Power cycle DCRC33 and zap SQUIDs. This seems to fix the DIB2pB problem, pulses remain upright, no railing.
1455	Take data - aborted series. Randoms inadvertently set to 10000. Zero Q bias, flash 30 seconds.
1518	Take data. -4/+4 V bias. Sample background data after overnight activate/bake, 15 min. Output gains at setting=3, Front-end gains at 1.
1536	Stop data, zero Q, flash 30 seconds
1555	Change Front-end Gains to 16/5/16 for DIB1/2/3.
1556	Adjust driver offset for DIB3pC to 0.024 because channel railed.
1600	Take data. -4/+4 V bias. Noise test with non-zero front-end gains, 1000 randoms. Output gains at setting=3, Front-end gains at 16/5/16 for DIB1/2/3.
1604	Data rate bogs down around 800 randoms - presumably phonon thresholds are too low for adjusted gains. Never mind, 800 randoms is enough. Zero Q, flash 30 sec
1610	Reduce front-end gains to 1 in preparation for a DAQDAQ test, automated multi-series data taking.
1640	Save four MultiDAQ files, with -4/+4 V versus 0 V and Front-end Gains = 1 versus >1. Output gains at setting=3. Attempt DAQDAQ2 with 1000 initial randoms, 2000 events/file, 10 minute runs, 3 series of 4 DAQ files (all the same file), 6 seconds flashing / 20 min cooldown between series, phonon OR trigger
1642	Take data, test of DAQDAQ2. No railings or shifted baselines, data rate fine (about 14 Hz)
1715	Previous test did not involve MultiDAQ restarts because DAQDAQ was doing 3 series/file. Stop data, new test with 1 series/file and 3 cycles, which should close MultiDAQ between series.
1717	Take data, another test of DAQDAQ2. Again, all looks fine.
1755	Fill LN cold trap Dewar
1800	Stop data, start baking detector.
1805	Place Cf source in shield near detector for overnight activation