UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20150612

2015/06/12 (Friday)

0754 Detector was being flashed overnight via MIDAS. During flashing, Tower = 320 mK, G1/G2 = 200/195 mbar, Still = 0.14 mbar. Flashing stopped automatically at 04:05.
0755 MC/Tower = 26.5/32.5 mK, Cold plate = 145 mK, Still = 1.12 K / 0.11 mbar, G1/G2 = 170/160 mbar, Main bath = 69.5%
0803 Fill LN cold trap Dewar
0804 Tried to connect via Putty to DCRCs but apparently locked out by MIDAS. Detector Control vi is responsive (it's using port 5000, MIDAS used ports 5001&5002). MIDAS seems to have left the DCRC settings at some default rather than returning them to original (gains 5/1, offset 0, SQUID 0/0, QET 0, charge 0/0).
0811 With some inference from the procedure on the wiki, stopped MIDAS programs in this order: Logger, triggerfe2, dcrc_driver01, towerfe3_01. This restored DCRC communications via Putty.
0829 Reset all SQUID settings and QET biases, establish timing link, apply -3.5/3.5 V bias. Pulses seen in all 12 phonon, 4 charge channels. Tower remains at 33 mK.
0848 Set all Front End Gains to 50 and Output Gains to 7 on the Rev C boards (DIB1&2) and 8 on the Rev C.1 boards (DIB3). Set Driver Offsets to values that put the pulse baseline at about -0.8 V:
Driver Offsets for Front End Gain = 50, Output Gain = 7 or 8
DIB pA pB pC pD
DIB1 0.016 -0.006 -0.004 -0.074
DIB2 0.018 -0.036 -0.072 0.008
DIB3 -0.040 0.026 0.006 0.050

Here are the SQUID settings and QET bias for DIB1 pD (DCRC31), the channel that reappeared (these will also be copied back to the older tables):

DIB1 pD DCRC31 SQUID/QET Settings
Channel Bias (mA) Lockpoint (mV) Vpp QET bias (μA)
D 83.99 3.12 468 -73
1520 Commence gains sweep data taking: 8 data series each of length 10 minutes, taken at -/+3.5 V bias, interspersed by 6-second flash and 20-minute cooldown periods. OR trigger on phonon channels each with a threshold of 50 ADC Bins. Gains and offsets used included in table below
Data Series FrontEnd Gain Output Gain DIB1 Driver Offset (A/B/C/D) DIB2 Driver Offset (A/B/C/D) DIB3 Driver Offset (A/B/C/D)
1 5 1 0.032/0.018/0.022/0.086 0.138/0.044/-0.014/0.030 -0.140/-0.078/-0.098/-0.136
2 5 2 0.024/0.008/0.010/0.094 0.166/0.040/-0.040/0.020 -0.084/-0.020/-0.042/-0.076
3 5 4 0.018/-0.002/0.000/0.100 0.186/0.038/-0.060/0.012 -0.056/0.008/-0.012/-0.046
4 5 7* 0.016/-0.006/-0.004/0.100 0.200/0.036/-0.072/0.008 -0.040/0.026/0.006/-0.028
5 50 1 0.032/0.018/0.022/0.086 0.138/0.044/-0.014/0.030 -0.140/-0.078/-0.098/-0.136
6 50 2 0.024/0.008/0.010/0.094 0.166/0.040/-0.040/0.020 -0.084/-0.020/-0.042/-0.076
7 50 4 0.018/-0.002/0.000/0.100 0.186/0.038/-0.060/0.012 -0.056/0.008/-0.012/-0.046
8 50 7* 0.016/-0.006/-0.004/0.100 0.200/0.036/-0.072/0.008 -0.040/0.026/0.006/-0.028

* RevC boards (DCRC31 and 33) can apply an Output gain of 7, but RevC.1 boards (DCRC 50) apply an output gain of 8.

1650 Abort data taking after noticing an error in the configuration files. Fix and re-save errors.
1658 Commence gains sweep data taking: 8 data series each of length 10 minutes, taken at -/+3.5 V bias, interspersed by 6-second flash and 20-minute cooldown periods. OR trigger on phonon channels each with a threshold of 50 ADC Bins. Gains and offsets used included in table above.
1700 Fill LN2 cold trap full.