UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20130625

2013/06/25

1006 Filled LN2 cold trap full.
1042 Begin LHe transfer (-1.0%).
1200 Electrical check showed all OK.
Cooldown checkout sheet (rev C SQUET)
Detector: G101b DIB1 BH: Stripline: 27
SC: 300 K 80K LHe
Face: 2 Date 2012-06-17 Date 2012-06-23 Date 2013-06-25
SQUET: ZC23 Who AC, HR, CP Who HC Who AK
Signal Pos. lead Gnd lead Nominal Actual Chassis Nominal Actual Chassis Nominal Actual Chassis
(Gnd lead) (Gnd lead) (Gnd lead)
Nominal: Nominal: Nominal:
< 0.1 nS < 0.1 nS < 0.1 nS
Phonon
SQUID bias A/Ret 4 20 3 - 5 k 4.8k OK 1 - 2 k 1.9k OK 80 - 140 97.5 OK
SQUID bias B/Ret 19 34 4.3k OK 1.7k OK 80 - 140 103.1 OK
SQUID bias C/Ret 8 24 4.6k OK 1.8k OK 80 - 140 94.8 OK
SQUID bias D/Ret 23 39 5.2k OK 2.1k OK 80 - 140 94.2 OK
Feedback A/Ret 37 21 15 - 25 k 29k OK 9 - 13 k 15k OK 1.0 - 1.3 k 1.3k OK
Feedback B/Ret 2 18 25k OK 9.1k OK 1.0 - 1.3 k 1.2k OK
Feedback C/Ret 41 25 open OK open OK 1.0 - 1.3 k open OK
Feedback D/Ret 22 6 35k OK 17k OK 1.0 - 1.3 k 1.2k OK
QET A/Ret 3 1, 13, 14, 17, 32 60 - 80 98, 87, 82, 85, open OK 30 - 40 110,61,47,49,open OK 20 - 30 38,39,25,27,open OK
QET B/Ret 35 29, 33, 47, 48 81, 80, 83, 80 OK 41,40,55,40 OK 20 - 30 24, 23, 39, 23 OK
QET C/Ret 7 5, 9, 10, 28 81, 81, 72, 80 OK 51,44,36,44 OK 20 - 30 31, 23, 15, 22 OK
QET D/Ret 38 36, 40, 43, 44 85, open, 82, 83 OK 48,open,45,46 OK 20 - 30 25, open, 23, 23 OK
QET C/QET A Ret 7 1, 13, 14, 17, 32 110,93,88,91,89
QET C/QET D Ret 7 36, 40, 43, 44 90,87,86,87
Charge
FET heater +/- 45 46 1.0 - 1.1 k 1.06k OK 1.0 - 1.1 k 1.04k OK 1.0 - 1.1 k 1.23k OK
Qi bias/QET Ret 15 24 - 26 nS open(A, B, C), 26(D) OK < 1 nS OK OK <1 nS OK OK
Qo bias/QET Ret 11 open(A, B, C), 26(D) OK OK OK <1 nS OK OK
Qi feedback/Drain/Source 50 16, 31 15 - 17 nS 23,23 OK 6 - 8 nS 19,20 OK <1 nS 19, 19 OK
Qo feedback/Drain/Source 30 12, 27 23,23 OK 20,20 OK <1 nS 20, 20 OK
Qi drain 16 chassis < 0.1 nS – OK < 0.1 nS OK <0.1 nS – OK
Qo drain 12 chassis – OK OK <0.1 nS – OK
Qi source 31 chassis – OK OK <0.1 nS – OK
Qo source 27 chassis – OK OK <0.1 nS – OK
FET Tsense +/FET heater- 49 46 0.6 - 0.7 V open open 0.9 - 1.0 V 1.09 OK — OK
LED 1 42 chassis 1.0 - 1.1 V 1.135 – 1.2 - 1.5 V 1.415 – — –
LED 2 26 chassis open – open – — –
Cooldown checkout sheet (rev C SQUET)
Detector: G101b DIB2 BH: Stripline: 19
SC: ZB1-1-9 300 K LN LHe
Face: 5 Date 2013-06-17 Date 2013-06-23 Date 2013-06-25
SQUET: ZC23 Who AC, HR, CP Who HC Who AK
Signal Pos. lead Gnd lead Nominal Actual Chassis Nominal Actual Chassis Nominal Actual Chassis
(Gnd lead) (Gnd lead) (Gnd lead)
Nominal: Nominal: Nominal:
< 0.1 nS < 0.1 nS < 0.1 nS
Phonon
SQUID bias A/Ret 4 20 3 - 5 k 4.4k OK 1 - 2 k 1.6k OK 80 - 140 104 OK
SQUID bias B/Ret 19 34 5.0k OK 2.0k OK 80 - 140 94.3 OK
SQUID bias C/Ret 8 24 4.6k OK 1.7k OK 80 - 140 101.9 OK
SQUID bias D/Ret 23 39 4.3k OK 1.6k OK 80 - 140 92.5 OK
Feedback A/Ret 37 21 15 - 25 k 18k OK 9 - 13 k 7.3k OK 1.0 - 1.3 k 1.3 k OK
Feedback B/Ret 2 18 20k OK 8.2k OK 1.0 - 1.3 k 1.3k OK
Feedback C/Ret 41 25 19k OK 7.6k OK 1.0 - 1.3 k 1.3k OK
Feedback D/Ret 22 6 18k OK 7.0k OK 1.0 - 1.3 k 1.3k OK
QET A/Ret 3 1, 13, 14, 17, 32 60 - 80 102, 90, 85, 87,86 OK 30 - 40 87,64,49,52,50 OK 20 - 30 76, 45, 32, 34, 33 OK
QET B/Ret 35 29, 33, 47, 48 87, 86, 91, 87 OK 47,46,61,47 OK 20 - 30 29, 28, 46, 29 OK
QET C/Ret 7 5, 9, 10, 28 86, 86, 74, 85 OK 56,47,36,46 OK 20 - 30 38, 30, 19, 29 OK
QET D/Ret 38 36, 40, 43, 44 86, 84, 83, 84 OK 48,46,45,46 OK 20 - 30 31, 29, 28, 29 OK
Charge
FET heater +/- 45 46 1.0 - 1.1 k 1.07k OK 1.0 - 1.1 k 1.05k OK 1.0 - 1.1 k 1.24k OK
Qi bias/QET Ret 15 24 - 26 nS open (A,B,C); 26 (D) OK < 1 nS open OK <1 nS open OK
Qo bias/QET Ret 11 open (A,B,C); 25 (D) OK open OK <1 nS open OK
Qi feedback/Drain/Source 50 16, 31 15 - 17 nS 23,23 OK 6 - 8 nS 21,21 OK <1 nS 18, 18 OK
Qo feedback/Drain/Source 30 12, 27 23,23 OK 21,21 OK <1 nS 19, 19 OK
Qi drain 16 chassis < 0.1 nS – OK < 0.1 nS – OK <0.1 nS – OK
Qo drain 12 chassis – OK – OK <0.1 nS – OK
Qi source 31 chassis – OK – OK <0.1 nS – OK
Qo source 27 chassis – OK – OK <0.1 nS – OK
FET Tsense +/FET heater- 49 46 0.6 - 0.7 V 0.727 OK 0.9 - 1.0 V 1.092 OK — 1.167 OK
LED 1 42 chassis 1.0 - 1.1 V 1.14 – 1.2 - 1.5 V 1.419 – — –
LED 2 26 chassis 1.13 – 1.409 – — –
1230 Finish LHe transer (91.9 %).
1455 MC thermometer: 2.1K. Start circulation procedure.
1812 DCRC32 was attached to Dib2 (stripline 19) and DCRC33 was attached to Dib1 (stripline 27).
1922 Filled LN2 cold trap.
1925 DCRC33 would not connect for an unknown reason and was thus removed. DCRC32 was then attached to Dib1 (27) and DCRC31 was attached to Dib2 (19). They appear to be working properly but with some noise. Mixing chamber temp at 68.3mK. LED 1 used for Dib1 and LED 1 and 2 used for Dib2.