UMN CDMS Wiki archive
start › cdms › k100 › run_diary › 20110625

2011/06/25

0948 Unplug power of DCRC to stop flashing.
1059 Tower: 60.1mK. Remove charge ground and put DCRC shield on.
1124 Power up DCRC
1126 0V test run to test timing link and trigger. 07110625_1126
1134 Start data 07110625_1134_F0001. -4V test run after baking. True -4V on Q1-4, Trigger on Q1-4 at (22,14,22,14) ADC. Trace length 0.4096ms (1024bins), lookback time 100us. Data/flash/cooldown = 30min/6s/20min.
1245 Filled LN2 cold trap.
1302 Stop test run. Am-241 line is recovered but the trigger threshold doesn't seem to be appropriate.
1618 Take more test runs at -4V. 07110625_1618_F0001
1639 The timing link was lost during the run. Stop DAQ.
1646 Charge polarity on one board is flipped. Is this due to the counter field? Not quite likely.
1656 It seems DCRC33 can not apply charge bias to the electrodes on DIB2.
1701 Unplug power of DCRC.
1713 Checked DCRC33 Q bias after removing the shield. It worked again.
1744 Start flashing detector for 20min.
1750 Checked Q bias and DCRC33 Q bias calibration and everything is OK.
1800 Start LHe transfer. Helium liquid level 35.3%.
1845 Conclude LHe transfer. Helium liquid level 93.6%.
2007 Switch the power cables of the two DCRCs and the communication issue of DCRC33 is gone.
2030 Flash detector for ~1min.